



PATENT
Att'y Dkt.: 2207/9800

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:
Jourdan, et al.
Serial No.: 09/708,722
Filed: November 9, 2000
For: INSTRUCTION SEGMENT RECORDING
SCHEME

Examiner: O'Brien

Art Unit: 2183

RECEIVED

MAR 02 2004


Technology Center 2100

DECLARATION OF ALMOG, YOAZ AND EREZ


Each of the undersigned individually declares as follows:

1. I am identified as an author on "eXtended Block Cache" in the Proceedings of the Sixth International Symposium on High-Performance Computer Architecture (Jan. 2000). I am informed that claims in the above-referenced application have been rejected under 35 U.S.C. § 102 (a) based this article.
2. Although the article lists six authors, only Stephan Jourdan, Ronny Ronen and Lihu Rappoport are inventors of the subject matter described and claimed in the present application. They conceived of the subject matter of the present application as reported in the eXtended Block Cache article. Indeed, the work of the remaining authors commenced after the inventors conceived of the instruction segment recording scheme claimed in the present application; it involved system simulation and performance evaluations of the inventors' concepts.
3. I am not an inventor of the subject matter claimed in the above-referenced application.


4. All statements made of my own knowledge are true and that all statements made on information and belief are believed to be true and that all statements made herein are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the application or any patent issuing thereon.



Yoav Almog



Adi Yoaz



Mattan Erez